Files
OpenLane/scripts
Kareem Farid 02a096e7af Integrate Verilator (#1760)
+ Add verilator check before synthesis
+ Add QUIT_ON_VERILATOR_ERRORS
+ Add QUIT_ON_VERILATOR_WARNINGS
+ Add VERILATOR_RELATIVE_INCLUDES
+ Only load verilog models for selected PDKs and warn the user about unsupported PD
2023-04-19 14:22:25 +02:00
..
2023-03-27 20:30:59 +02:00
2023-04-10 14:09:07 +02:00
2023-04-18 17:18:15 +02:00
2023-04-16 20:56:30 +02:00
2023-04-19 14:22:25 +02:00
2022-07-22 15:50:48 +02:00
2023-04-16 20:56:30 +02:00
2022-09-07 14:06:24 +02:00
2022-01-24 14:22:09 +02:00
2022-01-24 14:22:09 +02:00
2022-01-25 17:04:13 +02:00
2022-01-24 14:22:09 +02:00