mirror of
https://github.com/The-OpenROAD-Project/OpenLane.git
synced 2026-05-29 00:23:55 +08:00
90c63712e5
~ In `yosys`, call `check -assert` at the correct stage. This requires expanding `yosys` built-in command `synth` to its original sub-commands found in https://github.com/YosysHQ/yosys/blob/master/techlibs/common/synth.cc and inject `check -assert` in the middle of the expanded command. Experimentally, this was the only way to properly capture used wires that do not have a driver. Additional synthesis checkers guarded with `QUIT_ON_SYNTH_CHECKS`: \+ Add `check_latches` \+ Add `check_out_of_bound` \+ Add `check_resizing_cell_port` ~ Fix a "resizing cell port" error in `APU` design ~ Fix a "used but has no driver" error in `tests/912`