mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-05-30 00:24:12 +08:00
Fix report_checks -fields {nets} typo to {net} across test scripts
The valid field name is "net" (singular) per search/Search.tcl. Using "nets" triggered Warning 168 (unknown field) silently in 29 test scripts. Fix the field name and regolden .ok files. Co-Authored-By: Claude <noreply@anthropic.com> Signed-off-by: Jaehyun Kim <jhkim@precisioninno.com>
This commit is contained in:
Jaehyun Kim
@@ -68,7 +68,6 @@ No paths found.
|
||||
No paths found.
|
||||
No paths found.
|
||||
--- Test 3: report with fields ---
|
||||
Warning 168: graph_bidirect.tcl line 1, unknown field nets.
|
||||
Startpoint: d1 (input port clocked by clk)
|
||||
Endpoint: reg2 (rising edge-triggered flip-flop clocked by clk)
|
||||
Path Group: clk
|
||||
@@ -80,12 +79,16 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 0.00 clock network delay (ideal)
|
||||
0.00 0.00 v input external delay
|
||||
1 0.88 0.10 0.00 0.00 v d1 (in)
|
||||
d1 (net)
|
||||
0.10 0.00 0.00 v buf1/A (BUF_X1)
|
||||
2 1.67 0.01 0.06 0.06 v buf1/Z (BUF_X1)
|
||||
n1 (net)
|
||||
0.01 0.00 0.06 v or1/A1 (OR2_X1)
|
||||
2 1.96 0.01 0.05 0.10 v or1/ZN (OR2_X1)
|
||||
n6 (net)
|
||||
0.01 0.00 0.10 v and2/A2 (AND2_X1)
|
||||
1 1.06 0.01 0.03 0.13 v and2/ZN (AND2_X1)
|
||||
n9 (net)
|
||||
0.01 0.00 0.13 v reg2/D (DFF_X1)
|
||||
0.13 data arrival time
|
||||
|
||||
|
||||
@@ -41,7 +41,7 @@ report_checks -from [get_ports d3] -to [get_ports q4]
|
||||
# Test 3: Fields that exercise graph delay/slew queries
|
||||
#---------------------------------------------------------------
|
||||
puts "--- Test 3: report with fields ---"
|
||||
report_checks -fields {slew cap input_pins nets fanout}
|
||||
report_checks -fields {slew cap input_pins net fanout}
|
||||
|
||||
report_checks -format full_clock
|
||||
|
||||
|
||||
@@ -58,7 +58,6 @@ Path Type: min
|
||||
1.03 slack (MET)
|
||||
|
||||
|
||||
Warning 168: graph_delete_modify.tcl line 1, unknown field nets.
|
||||
Startpoint: d2 (input port clocked by clk)
|
||||
Endpoint: reg2 (rising edge-triggered flip-flop clocked by clk)
|
||||
Path Group: clk
|
||||
@@ -70,12 +69,16 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 0.00 clock network delay (ideal)
|
||||
1.00 1.00 v input external delay
|
||||
1 0.88 0.10 0.00 1.00 v d2 (in)
|
||||
d2 (net)
|
||||
0.10 0.00 1.00 v buf2/A (BUF_X1)
|
||||
2 1.69 0.01 0.06 1.06 v buf2/Z (BUF_X1)
|
||||
n2 (net)
|
||||
0.01 0.00 1.06 v or1/A1 (OR2_X1)
|
||||
2 2.56 0.01 0.05 1.11 v or1/ZN (OR2_X1)
|
||||
n6 (net)
|
||||
0.01 0.00 1.11 v nand1/A2 (NAND2_X1)
|
||||
1 1.14 0.01 0.02 1.12 ^ nand1/ZN (NAND2_X1)
|
||||
n7 (net)
|
||||
0.01 0.00 1.12 ^ reg2/D (DFF_X1)
|
||||
1.12 data arrival time
|
||||
|
||||
|
||||
@@ -26,7 +26,7 @@ report_checks
|
||||
|
||||
report_checks -path_delay min
|
||||
|
||||
report_checks -fields {slew cap input_pins nets fanout}
|
||||
report_checks -fields {slew cap input_pins net fanout}
|
||||
|
||||
#---------------------------------------------------------------
|
||||
# Test 2: Add multiple instances and nets, then delete
|
||||
|
||||
@@ -2551,7 +2551,6 @@ A2 -> ZN combinational
|
||||
^ -> ^ 0.02:0.02:0.09:0.09
|
||||
v -> v 0.02:0.02:0.16:0.16
|
||||
--- fields per corner ---
|
||||
Warning 168: graph_modify.tcl line 1, unknown field nets.
|
||||
Startpoint: d1 (input port clocked by clk1)
|
||||
Endpoint: q3 (output port clocked by clk1)
|
||||
Path Group: clk1
|
||||
@@ -2564,14 +2563,19 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 0.00 clock network delay (ideal)
|
||||
1.00 1.00 v input external delay
|
||||
1 0.91 0.10 0.00 1.00 v d1 (in)
|
||||
d1 (net)
|
||||
0.10 0.00 1.00 v buf1/A (BUF_X1)
|
||||
2 2.36 0.01 0.04 1.04 v buf1/Z (BUF_X1)
|
||||
n1 (net)
|
||||
0.01 0.00 1.04 v and1/A1 (AND2_X1)
|
||||
1 1.60 0.00 0.02 1.06 v and1/ZN (AND2_X1)
|
||||
n5 (net)
|
||||
0.00 0.00 1.06 v nand1/A1 (NAND2_X1)
|
||||
3 6.91 0.01 0.01 1.07 ^ nand1/ZN (NAND2_X1)
|
||||
n7 (net)
|
||||
0.01 0.00 1.07 ^ buf4/A (BUF_X4)
|
||||
1 0.00 0.00 0.01 1.09 ^ buf4/Z (BUF_X4)
|
||||
q3 (net)
|
||||
0.00 0.00 1.09 ^ q3 (out)
|
||||
1.09 data arrival time
|
||||
|
||||
@@ -2599,6 +2603,7 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 10.00 clock network delay (ideal)
|
||||
0.00 0.00 10.00 ^ reg1/CK (DFF_X1)
|
||||
1 1.16 0.00 0.05 10.05 ^ reg1/Q (DFF_X1)
|
||||
n11 (net)
|
||||
0.00 0.00 10.05 ^ reg3/D (DFF_X1)
|
||||
10.05 data arrival time
|
||||
|
||||
@@ -2615,7 +2620,6 @@ Fanout Cap Slew Delay Time Description
|
||||
4.93 slack (MET)
|
||||
|
||||
|
||||
Warning 168: graph_modify.tcl line 1, unknown field nets.
|
||||
Startpoint: d1 (input port clocked by clk1)
|
||||
Endpoint: q3 (output port clocked by clk1)
|
||||
Path Group: clk1
|
||||
@@ -2628,14 +2632,19 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 0.00 clock network delay (ideal)
|
||||
1.00 1.00 v input external delay
|
||||
1 0.84 0.10 0.00 1.00 v d1 (in)
|
||||
d1 (net)
|
||||
0.10 0.00 1.00 v buf1/A (BUF_X1)
|
||||
2 2.20 0.02 0.14 1.14 v buf1/Z (BUF_X1)
|
||||
n1 (net)
|
||||
0.02 0.00 1.14 v and1/A1 (AND2_X1)
|
||||
1 1.45 0.02 0.09 1.23 v and1/ZN (AND2_X1)
|
||||
n5 (net)
|
||||
0.02 0.00 1.23 v nand1/A1 (NAND2_X1)
|
||||
3 6.52 0.07 0.09 1.32 ^ nand1/ZN (NAND2_X1)
|
||||
n7 (net)
|
||||
0.07 0.00 1.32 ^ buf4/A (BUF_X4)
|
||||
1 0.00 0.01 0.07 1.38 ^ buf4/Z (BUF_X4)
|
||||
q3 (net)
|
||||
0.01 0.00 1.38 ^ q3 (out)
|
||||
1.38 data arrival time
|
||||
|
||||
@@ -2663,6 +2672,7 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 10.00 clock network delay (ideal)
|
||||
0.00 0.00 10.00 ^ reg1/CK (DFF_X1)
|
||||
1 1.03 0.02 0.23 10.23 v reg1/Q (DFF_X1)
|
||||
n11 (net)
|
||||
0.02 0.00 10.23 v reg3/D (DFF_X1)
|
||||
10.23 data arrival time
|
||||
|
||||
|
||||
@@ -228,9 +228,9 @@ report_edges -from [get_pins or2/A2] -to [get_pins or2/ZN]
|
||||
# report_checks with fields per corner
|
||||
#---------------------------------------------------------------
|
||||
puts "--- fields per corner ---"
|
||||
report_checks -corner fast -fields {slew cap input_pins nets fanout}
|
||||
report_checks -corner fast -fields {slew cap input_pins net fanout}
|
||||
|
||||
report_checks -corner slow -fields {slew cap input_pins nets fanout}
|
||||
report_checks -corner slow -fields {slew cap input_pins net fanout}
|
||||
|
||||
report_checks -corner fast -format full_clock
|
||||
|
||||
|
||||
@@ -1784,7 +1784,6 @@ Path Type: max
|
||||
|
||||
|
||||
--- report_checks options ---
|
||||
Warning 168: graph_operations.tcl line 1, unknown field nets.
|
||||
Startpoint: d1 (input port clocked by clk1)
|
||||
Endpoint: q3 (output port clocked by clk1)
|
||||
Path Group: clk1
|
||||
@@ -1796,14 +1795,19 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 0.00 clock network delay (ideal)
|
||||
1.00 1.00 v input external delay
|
||||
1 0.88 0.10 0.00 1.00 v d1 (in)
|
||||
d1 (net)
|
||||
0.10 0.00 1.00 v buf1/A (BUF_X1)
|
||||
2 2.29 0.01 0.06 1.06 v buf1/Z (BUF_X1)
|
||||
n1 (net)
|
||||
0.01 0.00 1.06 v and1/A1 (AND2_X1)
|
||||
1 1.53 0.01 0.03 1.09 v and1/ZN (AND2_X1)
|
||||
n5 (net)
|
||||
0.01 0.00 1.09 v nand1/A1 (NAND2_X1)
|
||||
3 6.80 0.02 0.03 1.11 ^ nand1/ZN (NAND2_X1)
|
||||
n7 (net)
|
||||
0.02 0.00 1.11 ^ buf4/A (BUF_X4)
|
||||
1 0.00 0.00 0.02 1.13 ^ buf4/Z (BUF_X4)
|
||||
q3 (net)
|
||||
0.00 0.00 1.13 ^ q3 (out)
|
||||
1.13 data arrival time
|
||||
|
||||
@@ -1830,6 +1834,7 @@ Fanout Cap Slew Delay Time Description
|
||||
0.00 10.00 clock network delay (ideal)
|
||||
0.00 0.00 10.00 ^ reg1/CK (DFF_X1)
|
||||
1 1.06 0.01 0.08 10.08 v reg1/Q (DFF_X1)
|
||||
n11 (net)
|
||||
0.01 0.00 10.08 v reg3/D (DFF_X1)
|
||||
10.08 data arrival time
|
||||
|
||||
|
||||
@@ -241,7 +241,7 @@ report_check_types -max_delay -min_delay -verbose
|
||||
# report_checks with various options
|
||||
#---------------------------------------------------------------
|
||||
puts "--- report_checks options ---"
|
||||
report_checks -fields {slew cap input_pins nets fanout}
|
||||
report_checks -fields {slew cap input_pins net fanout}
|
||||
|
||||
report_checks -format full_clock
|
||||
|
||||
|
||||
Reference in New Issue
Block a user