mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-05-30 00:24:12 +08:00
3 lines
33 B
Verilog
3 lines
33 B
Verilog
module top(input clk);
|
|
endmodule
|