mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-05-30 00:24:12 +08:00
eb0446d4e2
* Fir for write_verilog issue 3826 Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com> * staToVerilog2 remove escaped_name+=ch Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com> * updated regression to remove \ from module name Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com> * Using helpers.tcl function to redirect results Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com> * add std::string and remove trailing space, update regression name Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com> * update regression to reflect correct output verilog name Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com> --------- Signed-off-by: dsengupta0628 <dsengupta@precisioninno.com>
14 lines
431 B
Verilog
14 lines
431 B
Verilog
module multi_sink (clk);
|
|
input clk;
|
|
wire \alu_adder_result_ex[0] ;
|
|
\hier_block \h1\x (.childclk(clk), .\Y[2:1] ({ \alu_adder_result_ex[0] , \alu_adder_result_ex[0] }) );
|
|
endmodule // multi_sink
|
|
|
|
module hier_block (childclk, \Y[2:1] );
|
|
input childclk;
|
|
output [1:0] \Y[2:1] ;
|
|
wire [1:0] \Y[2:1] ;
|
|
BUFx2_ASAP7_75t_R \abuf_$100 (.A(childclk));
|
|
BUFx2_ASAP7_75t_R \ff0/name (.A(childclk));
|
|
endmodule // hier_block1
|