mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced 2026-05-30 00:24:12 +08:00
4 lines
87 B
Verilog
4 lines
87 B
Verilog
module bad_design (input a, output b);
|
|
NONEXISTENT_CELL u1 (.A(a), .Z(b));
|
|
endmodule
|