Files
OpenSTA/sdc
Jaehyun Kim 812d26f14c test: Apply review feedback - part4
Remove unnecessary catch blocks in network, parasitics, sdc, spice,
and util test modules. Add report_checks after set_wire_load_model
in parasitics_wireload.tcl to verify timing changes per wireload.

Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
2026-02-20 14:13:55 +09:00
..
2026-02-20 14:13:55 +09:00
2025-03-30 15:27:53 -07:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-02-01 14:53:28 -08:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-11-08 18:42:41 -07:00
2025-01-21 18:54:33 -07:00
2025-01-21 18:54:33 -07:00
2025-04-09 16:35:15 -07:00