The-OpenROAD-Project/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-05-30 00:24:12 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity
Files
a47a8dd8315f6e8d55a90c3f55d4c433e55bff7d
OpenSTA/include/sta
History
Kazuto Iris a2cd40f57c fix: Revert "Expose 'TimingType' from TimingArc. (#380)" (#390) 
Now the `TimingArcSet` class in `TimingArc.hh` has two identical declarations of the `timingType()` member function with the same signature, return type and implementation, which causes an overload conflict error during the build process.

This reverts commit f0c9971015.
2026-02-25 18:08:47 -08:00
..
ArcDelayCalc.hh
fmt
2026-01-13 09:36:51 -07:00
Bdd.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Bfs.hh
rel 3.0
2026-01-13 09:36:45 -07:00
BoundedHeap.hh
rel 3.0
2026-01-13 09:36:45 -07:00
CircuitSim.hh
update copyright
2025-01-21 18:54:33 -07:00
ClkNetwork.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Clock.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ClockGatingCheck.hh
update copyright
2025-01-21 18:54:33 -07:00
ClockGroups.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ClockInsertion.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ClockLatency.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ConcreteLibrary.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ConcreteNetwork.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ContainerHelpers.hh
liberty memory management
2026-02-04 18:33:04 -07:00
CycleAccting.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DataCheck.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Debug.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Delay.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DelayCalc.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DelayFloat.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DelayNormal1.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DelayNormal2.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DeratingFactors.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DisabledPorts.hh
rel 3.0
2026-01-13 09:36:45 -07:00
DispatchQueue.hh
util: Add method to get thread count from dispatch queue (#324)
2025-12-12 15:49:22 -08:00
EnumNameMap.hh
rel 3.0
2026-01-13 09:36:45 -07:00
EquivCells.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Error.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ExceptionPath.hh
rel 3.0
2026-01-13 09:36:45 -07:00
FuncExpr.hh
liberty memory management
2026-02-04 18:33:04 -07:00
Fuzzy.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Graph.hh
rel 3.0
2026-01-13 09:36:45 -07:00
GraphClass.hh
rel 3.0
2026-01-13 09:36:45 -07:00
GraphCmp.hh
rel 3.0
2026-01-13 09:36:45 -07:00
GraphDelayCalc.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Hash.hh
rel 3.0
2026-01-13 09:36:45 -07:00
HpinDrvrLoad.hh
rel 3.0
2026-01-13 09:36:45 -07:00
InputDrive.hh
rel 3.0
2026-01-13 09:36:45 -07:00
InternalPower.hh
InternalPower::related_pg_port string->port
2026-02-11 08:33:09 -07:00
Iterator.hh
rel 3.0
2026-01-13 09:36:45 -07:00
LeakagePower.hh
liberty memory management
2026-02-04 18:33:04 -07:00
Liberty.hh
InternalPower::related_pg_port string->port
2026-02-11 08:33:09 -07:00
LibertyClass.hh
liberty memory management
2026-02-04 18:33:04 -07:00
LibertyWriter.hh
update copyright
2025-01-21 18:54:33 -07:00
LinearModel.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Machine.hh
rel 3.0
2026-01-13 09:36:45 -07:00
MakeConcreteNetwork.hh
update copyright
2025-01-21 18:54:33 -07:00
MinMax.hh
rel 3.0
2026-01-13 09:36:45 -07:00
MinMaxValues.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Mode.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Mutex.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Network.hh
rel 3.0
2026-01-13 09:36:45 -07:00
NetworkClass.hh
rel 3.0
2026-01-13 09:36:45 -07:00
NetworkCmp.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ObjectId.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ObjectTable.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Parasitics.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ParasiticsClass.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ParseBus.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Path.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PathEnd.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PathExpanded.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PathGroup.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PatternMatch.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PinPair.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PortDelay.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PortDirection.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PortExtCap.hh
rel 3.0
2026-01-13 09:36:45 -07:00
PowerClass.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Property.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Report.hh
rel 3.0
2026-01-13 09:36:45 -07:00
ReportStd.hh
update copyright
2025-01-21 18:54:33 -07:00
ReportTcl.hh
rel 3.0
2026-01-13 09:36:45 -07:00
RiseFallMinMax.hh
rel 3.0
2026-01-13 09:36:45 -07:00
RiseFallMinMaxDelay.hh
rel 3.0
2026-01-13 09:36:45 -07:00
RiseFallValues.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Scene.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Sdc.hh
liberty memory management
2026-02-04 18:33:04 -07:00
SdcClass.hh
rel 3.0
2026-01-13 09:36:45 -07:00
SdcCmdComment.hh
update copyright
2025-01-21 18:54:33 -07:00
SdcNetwork.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Search.hh
SearchPred0 not thru timing checks
2026-01-15 16:14:42 -07:00
SearchClass.hh
rel 3.0
2026-01-13 09:36:45 -07:00
SearchPred.hh
SearchPred0 not thru timing checks
2026-01-15 16:14:42 -07:00
Sequential.hh
liberty memory management
2026-02-04 18:33:04 -07:00
Sta.hh
define_scene use filename or library name resolves #386
2026-02-25 07:29:18 -08:00
StaMain.hh
rel 3.0
2026-01-13 09:36:45 -07:00
StaState.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Stats.hh
rel 3.0
2026-01-13 09:36:45 -07:00
StringSeq.hh
rel 3.0
2026-01-13 09:36:45 -07:00
StringSet.hh
rel 3.0
2026-01-13 09:36:45 -07:00
StringUtil.hh
liberty memory management
2026-02-04 18:33:04 -07:00
TableModel.hh
liberty memory management
2026-02-04 18:33:04 -07:00
TclTypeHelpers.hh
rel 3.0
2026-01-13 09:36:45 -07:00
TimingArc.hh
fix: Revert "Expose 'TimingType' from TimingArc. (#380)" (#390)
2026-02-25 18:08:47 -08:00
TimingModel.hh
rel 3.0
2026-01-13 09:36:45 -07:00
TimingRole.hh
rel 3.0
2026-01-13 09:36:45 -07:00
TokenParser.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Transition.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Units.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Variables.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VectorMap.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogNamespace.hh
remove using std from headers
2025-04-11 16:59:48 -07:00
VerilogReader.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogWriter.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VertexId.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VertexVisitor.hh
update copyright
2025-01-21 18:54:33 -07:00
VisitPathEnds.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Wireload.hh
rel 3.0
2026-01-13 09:36:45 -07:00
WriteSdc.hh
rel 3.0
2026-01-13 09:36:45 -07:00
Zlib.hh
rel 3.0
2026-01-13 09:36:45 -07:00