The-OpenROAD-Project/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-05-30 00:24:12 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity
Files
b0d171d9fbdecd7f80ee58ca3c9908b286e71df0
OpenSTA/verilog
History
James Cherry d42b821c00 rel 3.0 
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-01-13 09:36:45 -07:00
..
Verilog.i
rel 3.0
2026-01-13 09:36:45 -07:00
Verilog.tcl
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogLex.ll
Recognize some basic specify blocks and ignore them (#309)
2025-10-12 14:11:00 -07:00
VerilogParse.yy
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogReader.cc
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogReaderPvt.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogScanner.hh
LibExpr/spef/saif c++ parsers
2025-02-01 14:49:30 -08:00
VerilogWriter.cc
rel 3.0
2026-01-13 09:36:45 -07:00