The-OpenROAD-Project/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-05-30 00:24:12 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity
Files
c671b266fe4702a4cbbdf6771783099a3246fcae
OpenSTA/verilog
History
James Cherry 6e7ec45bc8 rm extra swig module dcls 
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2026-04-16 15:46:32 -07:00
..
Verilog.i
rm extra swig module dcls
2026-04-16 15:46:32 -07:00
Verilog.tcl
update copyright
2026-03-10 14:57:45 -07:00
VerilogLex.ll
string squash
2026-03-28 19:13:35 -07:00
VerilogParse.yy
clang tidy
2026-04-15 09:38:10 -07:00
VerilogReader.cc
clang tidy
2026-04-15 09:38:10 -07:00
VerilogReaderPvt.hh
clang tidy
2026-04-15 09:38:10 -07:00
VerilogScanner.hh
clang tidy
2026-04-15 09:38:10 -07:00
VerilogWriter.cc
clang tidy
2026-04-15 09:38:10 -07:00