Files
OpenSTA/test/sdf_delays.ok
James Cherry 5b9b63fac4 regression update
Signed-off-by: James Cherry <cherry@parallaxsw.com>
2022-12-31 16:36:24 -07:00

30 lines
994 B
Plaintext

Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Delay Time Description
---------------------------------------------------------
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 ^ r2/CK (DFF_X1)
1.10 1.10 v r2/Q (DFF_X1)
1.10 2.20 v u1/Z (BUF_X1)
1.10 3.30 v u2/ZN (AND2_X1)
0.00 3.30 v r3/D (DFF_X1)
3.30 data arrival time
10.00 10.00 clock clk (rise edge)
0.00 10.00 clock network delay (ideal)
0.00 10.00 clock reconvergence pessimism
10.00 ^ r3/CK (DFF_X1)
-0.50 9.50 library setup time
9.50 data required time
---------------------------------------------------------
9.50 data required time
-3.30 data arrival time
---------------------------------------------------------
6.20 slack (MET)