mirror of
https://github.com/analogdevicesinc/hdl.git
synced 2026-05-30 10:06:49 +08:00
* Lattice tools update 2025.2.
Adding Questasim project level simulation run support using
make rules.
Use the default system_v_pb.tcl in the project folder to add
verification block design script for the project as DUT.
Make rules for simulation:
- make sim (GUI mode)
- make sim-cli (command line mode)
Adding/Updating related docs.
Signed-off-by: Villyam <Vilmoscsaba.Jozsa@analog.com>