Files
OpenLane/docs/source
Kareem Farid 90c63712e5 Enhance Synthesis Exit Checks (#1698)
~ In `yosys`, call `check -assert` at the correct stage. This requires expanding `yosys` built-in command `synth` to its original sub-commands found in https://github.com/YosysHQ/yosys/blob/master/techlibs/common/synth.cc and inject `check -assert` in the middle of the expanded command. Experimentally, this was the only way to properly capture used wires that do not have a driver.

Additional synthesis checkers guarded with `QUIT_ON_SYNTH_CHECKS`:
\+ Add `check_latches`
\+ Add `check_out_of_bound`
\+ Add `check_resizing_cell_port`

~ Fix a "resizing cell port" error in `APU` design
~ Fix a "used but has no driver" error in `tests/912`
2023-03-28 14:14:03 +02:00
..
2023-03-27 22:28:50 +02:00
2023-03-21 13:58:58 +02:00
2023-01-02 15:10:43 +02:00
2022-09-12 14:49:15 +02:00
2022-09-12 14:49:15 +02:00
2023-03-22 15:29:01 +02:00