The-OpenROAD-Project/OpenLane
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenLane.git synced 2026-05-29 00:23:55 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity
Files
b0aa13ad2ff39009ae27a7e19a2e9fd9d085e456
OpenLane/scripts
History
agorararmard b0aa13ad2f checkers cleanup
2020-10-08 17:56:42 +02:00
..
config
generate_config.py corner case
2020-10-02 20:21:31 +02:00
csv2html
run_designs.py and csv2html updates
2020-08-10 15:18:16 +02:00
cts
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
klayout
base sdc fix, klayout XOR script improved
2020-08-17 16:11:46 +02:00
openroad
checkers cleanup
2020-10-08 17:56:42 +02:00
report
scripts description revision
2020-10-05 17:31:46 +02:00
spef_extractor
spef_extractor: factorize code
2020-10-07 18:15:48 +02:00
synth_exp
Add synthesis exploration with HTML dashboard
2020-09-28 16:16:11 +02:00
tcl_commands
checkers cleanup
2020-10-08 17:56:42 +02:00
topModuleGen
scripts description revision
2020-10-05 17:31:46 +02:00
utils
Wrote a script power the cells in verilog netlists
2020-08-09 22:33:08 +02:00
addObstruction.py
Documentation updates
2020-08-21 23:59:03 +02:00
addspacers.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
antenna_info_copy.py
Clean-up & missing Licenses
2020-09-09 15:00:49 +02:00
append_special_nets.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
base.sdc
base sdc fix, klayout XOR script improved
2020-08-17 16:11:46 +02:00
compare_regression_design.py
SW_HD benchmark updated (Sep. 30th)
2020-10-05 14:32:18 +02:00
compare_regression_reports.py
Develop fr antenna (#47)
2020-10-01 15:21:34 +02:00
consoletext.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
contextualize.py
Improvements for top-level flow
2020-08-23 19:22:24 +02:00
count_lvs.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
expand_diearea.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
extract_antenna_violators.py
Develop antenna or (#32)
2020-09-08 07:44:59 +02:00
extract_coreinfo.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
extract_pad_pin_order_mod.py
scripts description revision
2020-10-05 17:31:46 +02:00
extract_pad_pin_order.py
scripts description revision
2020-10-05 17:31:46 +02:00
fakeDiodeReplace.py
scripts description revision
2020-10-05 17:31:46 +02:00
fastroute.tcl
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
fixlayernames.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
gds2lef.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
get_core_dimensions.py
scripts description revision
2020-10-05 17:31:46 +02:00
grepCount.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
io_place.py
IO placer order reversal supported
2020-09-01 03:15:09 +02:00
label_macro_pins.py
Updated magic and netgen
2020-08-04 09:55:00 +02:00
label_padframe.py
Clean-up & missing Licenses
2020-09-09 15:00:49 +02:00
lef_enforce_manufacturing_grid.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
li1_hack_end.py
scripts description revision
2020-10-05 17:31:46 +02:00
li1_hack_start.py
scripts description revision
2020-10-05 17:31:46 +02:00
libtrim.pl
libtrim.pl fix
2020-07-27 23:21:59 +02:00
logic_equiv_check.tcl
Added optional top level flattenning during verilog elaboration
2020-09-09 18:03:33 +00:00
magic_drc_batch.tcl
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
magic_drc.tcl
Magic scripts update, drc style to full
2020-08-07 21:24:19 +02:00
magic_gds_to_lef.tcl
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
magic.tcl
Save magic view after "zeroizing" the origin
2020-09-28 16:39:07 +02:00
manual_macro_place.py
scripts description revision
2020-10-05 17:31:46 +02:00
mark_component_fixed.sh
better support for absolute FP sizing
2020-08-22 16:13:20 +02:00
merge_components.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
mergeLef.py
Scripts updated
2020-08-11 17:31:46 +02:00
mv_components.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
mv_pins.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
new_pdn.tcl
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
obs_above.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
obs.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
openPhySyn.tcl
Develop openphysyn (#38)
2020-09-23 20:52:03 +02:00
padframe2fp.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
padframe_extract_area.sh
Improvements for top-level flow
2020-08-23 19:22:24 +02:00
padLefMacro.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
pfg.py
Scripts updated
2020-08-11 17:31:46 +02:00
power_route.py
Power routing and yet another pin labeling script
2020-08-31 07:10:11 +02:00
rectify_above.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
rectify.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
remove_empty_nets.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
remove_empty_pins.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
remove_empty_ports.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
remove_pins.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
removeEnvVar.sh
remoeEnvVar.sh doesn't change global configs
2020-07-28 15:01:01 +02:00
reorder_pins.py
scripts description revision
2020-10-05 17:31:46 +02:00
replace_gp.tcl
PL configs updates
2020-09-04 19:30:31 +02:00
replace_io.tcl
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
replicateDesignsConfigs.py
scripts description revision
2020-10-05 17:31:46 +02:00
run_magic_drc.tcl
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
setLayerTracks.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
sta.tcl
base spef extractor integration commit
2020-09-23 21:42:14 +02:00
synth_top.tcl
Added optional top level flattenning during verilog elaboration
2020-09-09 18:03:33 +00:00
synth.tcl
Add synthesis exploration with HTML dashboard
2020-09-28 16:16:11 +02:00
tksimpledialog.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
tritonRoute.param
Drop TR13 and ROUTING_STRATEGY
2020-09-24 18:57:52 +02:00
unroller.sh
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
updateDesignsConfigs.py
updateDesignsConfigs.py update
2020-10-05 17:35:06 +02:00
widenSiteLef.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
wrap_lef_macro.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
write_powered_def.py
write_powered_def can handle multiple pins
2020-09-11 18:00:02 +02:00
yosys_rewrite_verilog.tcl
Clean-up & missing Licenses
2020-09-09 15:00:49 +02:00
zeroize_origin_def.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00
zeroize_origin_lef.py
Added Apache 2.0 lic in all file headers
2020-07-26 15:40:09 +00:00