The-OpenROAD-Project/OpenSTA
1
0
Fork 0
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git synced 2026-05-30 00:24:12 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

VerilogWriter using instead of include for LibertyCell

Browse Source
This commit is contained in:
James Cherry
2020-07-18 09:12:38 -07:00
parent 9882f9d938
commit 1c8f1ec9fc
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
include/sta/VerilogWriter.hh
View File

@@ -17,12 +17,13 @@
#pragma once
#include <vector>
#include "LibertyClass.hh"
namespace sta {
using std::vector;
class Network;
class LibertyCell;
void
writeVerilog(const char *filename,

1
verilog/Verilog.i
View File

@@ -25,7 +25,6 @@
using sta::Sta;
using sta::NetworkReader;
using sta::readVerilogFile;
using sta::LibertyCellSeq;
%}