2018-07-31 09:52:59 -07:00
2018-11-27 12:12:42 -08:00
2018-07-31 09:52:59 -07:00
2018-08-28 00:32:03 -07:00
2018-07-31 09:52:59 -07:00
2018-11-29 14:46:59 -08:00
2018-11-18 12:45:06 -08:00
2018-11-16 23:32:00 -08:00
2018-08-28 16:26:34 +09:00
2018-08-01 01:11:16 -07:00
2018-11-18 12:59:27 -08:00
2018-11-29 12:13:21 -08:00

RePlAce

RePlAce: Advancing Solution Quality and Routability Validation in Global Placement

Visualized examples from ISPD 2006 contest; adaptec2.inf

Pre-requisite

  • Intel MKL and IPP package Link >= 2016.3.210
  • GCC compiler and libstdc++ static library >= 5.4.0
  • boost library >= 1.41
  • bison (for verilog parser) >= 3.0.4
  • tcl (for OpenSTA) >= 8.4
  • X11 library (for CImg library to visualize) >= 1.6.5
  • Recommended OS: Centos6, Centos7 or Ubuntu 16.04

How To Compile

$ git clone --recursive https://github.com/abk-openroad/RePlAce.git

Then, modify the MKLROOT and IPPROOT to the corresponding install paths in src/Makefile

$ cd ~/RePlAce
$ make clean
$ ./prerequisite/install_centos7.sh   // for centos 7
$ ./prerequisite/install_ubuntu16.sh  // for ubuntu 16
$ make 

How To Execute

// download lefdef benchmarks
$ cd ~/RePlAce/bench/lefdef
$ ./download_ispd18.sh

// download bookshelf benchmarks
$ cd ~/RePlAce/bench/bookshelf
$ ./download_dac2012.sh

// Generate a result from ISPD18 - ispd18.test1.input
// Check doc/ScriptUsage.md in detail
$ cd ~/RePlAce/src
$ ./execute_lefdef.py 0 

// Generate a result from DAC2012 - superblue19
// Check doc/ScriptUsage.md in detail
$ cd ~/RePlAce/src
$ ./execute_bookshelf.py superblue19

Verified/supported Technologies

  • TSMC 65
  • Fujitsu 55
  • TSMC 45
  • ST FDSOI 28
  • TSMC 16 (7.5T/9T)
  • GF 14
  • ASAP 7

Manual

License

3rd Party Module List

Authors

  • Ilgweon Kang and Lutong Wang (respective Ph.D. advisors: Chung-Kuan Cheng, Andrew B. Kahng), based on Dr. Jingwei Lu's Fall 2015 code implementing ePlace and ePlace-MS.
  • Many subsequent improvements were made by Mingyu Woo leading up to the initial release.
  • Paper reference: C.-K. Cheng, A. B. Kahng, I. Kang and L. Wang, "RePlAce: Advancing Solution Quality and Routability Validation in Global Placement", to appear in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018. (Digital Object Identifier: 10.1109/TCAD.2018.2859220)
  • Timing-Driven mode has been implemented by Mingyu Woo.
Description
No description provided
Readme BSD-3-Clause 95 MiB
Languages
C++ 41.2%
Tcl 28.3%
Verilog 23.7%
Coq 5.4%
CMake 0.6%
Other 0.8%